TY - GEN
T1 - Fault analysis and simulation of large scale industrial mixed-signal circuits
AU - Yilmaz, Ender
AU - Shofner, Geoff
AU - Winemberg, LeRoy
AU - Ozev, Sule
PY - 2013/1/1
Y1 - 2013/1/1
N2 - High test quality C3n be achieved through defect oriented testing using analog fault modeling approach. However, this approach is computationally demanding and typically hard to apply to large scale circuits. In this work, we use an improved inductive fault analysis approach to locate potential faults at layout level and C3lculate the relative probability of each fault. Our proposed method yields actionable results such as fault coverage of each test, potential faults, and probability of each fault. We show that the computational requirement can be significantly reduced by incorporating fault probabilities. These results can be used to improve fault coverage or to improve defect resilience of the circuit.
AB - High test quality C3n be achieved through defect oriented testing using analog fault modeling approach. However, this approach is computationally demanding and typically hard to apply to large scale circuits. In this work, we use an improved inductive fault analysis approach to locate potential faults at layout level and C3lculate the relative probability of each fault. Our proposed method yields actionable results such as fault coverage of each test, potential faults, and probability of each fault. We show that the computational requirement can be significantly reduced by incorporating fault probabilities. These results can be used to improve fault coverage or to improve defect resilience of the circuit.
UR - http://www.scopus.com/inward/record.url?scp=84885630234&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84885630234&partnerID=8YFLogxK
U2 - 10.7873/date.2013.125
DO - 10.7873/date.2013.125
M3 - Conference contribution
AN - SCOPUS:84885630234
SN - 9783981537000
T3 - Proceedings -Design, Automation and Test in Europe, DATE
SP - 565
EP - 570
BT - Proceedings - Design, Automation and Test in Europe, DATE 2013
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013
Y2 - 18 March 2013 through 22 March 2013
ER -