Efficient simulation of parametric faults for multi-stage analog circuits

Fang Liu, Sule Ozev

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations


Due to process variability which makes the analog circuit response probabilistic, fault simulation effectively requires a statistical analysis for each fault. As a result, fault simulation presents the major computational time component in analog test automation. While recently a number of statistical analysis approaches for analog circuits have been proposed, overall computational time is a big concern when a high number of parametric faults need to be evaluated. We present a series of schemes to increase the efficiency of fault simulation by extracting and reusing information from one fault simulation to another. Experiments on a baseband amplifier circuit confirm that the proposed techniques can be collectively applied to provide about a 50-fold simulation time saving at the cost of less than 3% loss in accuracy when compared with similar prior techniques.

Original languageEnglish (US)
Title of host publication2007 IEEE International Test Conference, ITC
StatePublished - Mar 3 2008
Externally publishedYes
Event2007 IEEE International Test Conference, ITC - Santa Clara, CA, United States
Duration: Oct 23 2007Oct 25 2007

Publication series

NameProceedings - International Test Conference
ISSN (Print)1089-3539


Other2007 IEEE International Test Conference, ITC
Country/TerritoryUnited States
CitySanta Clara, CA

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'Efficient simulation of parametric faults for multi-stage analog circuits'. Together they form a unique fingerprint.

Cite this