Skip to main navigation
Skip to search
Skip to main content
Arizona State University Home
Home
Profiles
Departments and Centers
Scholarly Works
Activities
Equipment
Grants
Datasets
Prizes
Search by expertise, name or affiliation
VLSI architectures for Weighted Order Statistic (WOS) filters
Chaitali Chakrabarti
, Lori E. Lucke
Electrical Engineering
Research output
:
Contribution to journal
›
Article
›
peer-review
10
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'VLSI architectures for Weighted Order Statistic (WOS) filters'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
VLSI Architecture
100%
Order Statistics Filter
100%
Stack Filters
60%
Network Architecture
40%
Sampling Window
40%
Sorting Networks
40%
Weighted Ranking
40%
Input-output
20%
Time Performance
20%
Latency
20%
Architecture-centric
20%
Array Architecture
20%
Small Area
20%
Temporal Order
20%
Filter Implementation
20%
Sorted List
20%
Filtering Operation
20%
Median Filter
20%
Bit-serial
20%
Order Information
20%
Filter Weights
20%
Filter Architecture
20%
Non-recursive
20%
Physical Implementation
20%
Bit-parallel
20%
Sample Update
20%
Parallel Stacks
20%
Computer Science
Network Architecture
100%
Very large-scale integration (VLSI) architecture
100%
Input/Output
50%
Time Performance
50%
Architecture Ii
50%
Median Filter
50%
Physical Implementation
50%
Order Information
50%
Filtering Operation
50%
Engineering
Stack Filter
100%
Recursive
66%
Filtration
33%
Array Architecture
33%
Median Filter
33%
Physical Implementation
33%
Filter Weight
33%