Vertical p-channel double-gate MOSFETs

J. Moers, S. Trellenkamp, Avd Hart, M. Goryll, S. Mantl, P. Kordos, H. Luth

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Scopus citations


Double-gate MOSFETs have drawn increasing interest within the last years because of their capability to reduce short channel effects. In this work a p-channel double-gate MOSFET layout was realised. Based on epitaxial growth and subsequent ion implantation, the p/n/p-doping profile is implemented in vertical sequence. P-channel devices with channel lengths of 50 nm and gate oxide thickness of 6.6 nm show transconductances of 480 μS/μm, subthreshold slope of 126 mV/dec and DIBL of 80 mV/V.

Original languageEnglish (US)
Title of host publicationESSDERC 2003 - Proceedings of the 33rd European Solid-State Device Research Conference
EditorsJose Franca, Paulo Freitas
PublisherIEEE Computer Society
Number of pages4
ISBN (Electronic)0780379993
ISBN (Print)9780780379992
StatePublished - 2003
Externally publishedYes
Event33rd European Solid-State Device Research Conference, ESSDERC 2003 - Estoril, Portugal
Duration: Sep 16 2003Sep 18 2003

Publication series

NameEuropean Solid-State Device Research Conference
ISSN (Print)1930-8876


Other33rd European Solid-State Device Research Conference, ESSDERC 2003

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality


Dive into the research topics of 'Vertical p-channel double-gate MOSFETs'. Together they form a unique fingerprint.

Cite this