This article proposes a rate-adaptive, two-tiered error-correction scheme (RATT-ECC) that provides strong reliability (1010x reduction in raw FIT rate) for an HBM-like 3D DRAM system. The tier-1 code is a strong symbol-based code that can correct errors due to small granularity faults and detect errors caused by large granularity faults; the tier-2 code is an XOR-based code that corrects errors detected by the tier-1 code. The rate-adaptive feature of RATT-ECC enables permanent bank failures to be handled through sparing. It can also be used to significantly reduce the refresh power consumption without decreasing reliability and timing performance.

Original languageEnglish (US)
Article number24
JournalACM Transactions on Architecture and Code Optimization
Issue number3
StatePublished - Sep 2016


  • 3D memory
  • Error control coding
  • Performance
  • Reliability

ASJC Scopus subject areas

  • Software
  • Information Systems
  • Hardware and Architecture


Dive into the research topics of 'RATT-ECC: Rate adaptive two-tiered error correction codes for reliable 3D die-stacked memory'. Together they form a unique fingerprint.

Cite this