Quality-of-service and error control techniques for mesh-based network-on-chip architectures

Praveen Vellanki, Nilanjan Banerjee, Karam S. Chatha

Research output: Contribution to journalArticlepeer-review

38 Scopus citations


Network-on-a-chip (NoC) has been proposed as a solution for addressing the design challenges of future high-performance system-on-chip architectures in the nanoscale regime. Many real-time applications require input data that arrives with low delay jitter. Such communication traffic can only be supported by incorporating multiple levels of service in the interconnection network. Further, as technology scales toward deep submicron, on-chip interconnects are becoming more and more sensitive to noise sources such as power supply noise, crosstalk, and radiation induced effects, that are likely to reduce the reliability of data. Hence, effective error control schemes are required for ensuring data integrity. This paper addresses two important aspects of NoC architectures, quality of service and error control schemes and makes the following contributions: (i) it presents techniques for supporting guaranteed throughput (for low delay jitter traffic) and best-effort traffic quality levels in NoC router, (ii) it presents architectures for integrating error control schemes in the NoC router architecture, and (iii) it presents cycle accurate power and performance models of the two architecture enhancements for a mesh based NoC architecture.

Original languageEnglish (US)
Pages (from-to)353-382
Number of pages30
JournalIntegration, the VLSI Journal
Issue number3
StatePublished - Jan 2005


  • Error-control
  • Network-on-chip
  • Performance
  • Power consumption
  • Quality-of-service

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Quality-of-service and error control techniques for mesh-based network-on-chip architectures'. Together they form a unique fingerprint.

Cite this