Resistive RAM (ReRAM) has fast access time, ultra-low stand-by power and high reliability, making it a viable memory technology to replace DRAM for main memory. The 1-transistor-1-resistor (1T1R) ReRAM array has density comparable to that of a DRAM array and the advantages of lower programming energy and higher reliability compared to the ultra-high density ReRAM cross-point array. In this paper, we propose several novel write strategies for 1T1R ReRAM aiming at high performance, low power and high reliability. We reduce the write latency significantly compared to the baseline scheme by using the same WL voltages and improve energy consumption and endurance by choosing proper set line, bit line and word line settings. The SPICE simulation results demonstrate that appropriate choice of circuit operation parameters can help obtain 10× improvement in lifetime with 33.6% reduction in energy compared to the baseline. Also, among all proposed systems, configurations which consume higher write energy also have higher endurance. We evaluate the system-level parameters of a 1GB ReRAM memory using CACTI and GEM5. We show that all the proposed ReRAM systems can achieve a lifetime of 30 years by employing error control coding (ECC). Finally, we show that the ReRAM based main memory can outperform DRAM main memory with respect to IPC (5.5% higher) and energy consumption (39.4% lower) through proper choice of write scheme configurations.

Original languageEnglish (US)
Title of host publicationElectronic Proceedings of the 2015 IEEE International Workshop on Signal Processing Systems, SiPS 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467396042
StatePublished - Dec 2 2015
EventIEEE International Workshop on Signal Processing Systems, SiPS 2015 - Hangzhou, China
Duration: Oct 14 2015Oct 16 2015

Publication series

NameIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
ISSN (Print)1520-6130


OtherIEEE International Workshop on Signal Processing Systems, SiPS 2015


  • 1T1R ReRAM
  • IPC
  • energy
  • latency
  • main memory
  • reliability

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Applied Mathematics
  • Hardware and Architecture


Dive into the research topics of 'Programming strategies to improve energy efficiency and reliability of ReRAM memory systems'. Together they form a unique fingerprint.

Cite this