Modeling Metal Dishing for Interconnect Optimization

Runzi Chang, Yu Cao, Costas J. Spanos

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations


An analytical dishing model is developed for the damascene process, based on experimental data and physical analysis. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is favorable when the dishing radius is less than 50μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is 2-4 from both efficiency and performance considerations.

Original languageEnglish (US)
Title of host publicationTechnical Digest - International Electron Devices Meeting
Number of pages4
StatePublished - 2003
Externally publishedYes
EventIEEE International Electron Devices Meeting - Washington, DC, United States
Duration: Dec 8 2003Dec 10 2003


OtherIEEE International Electron Devices Meeting
Country/TerritoryUnited States
CityWashington, DC

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Modeling Metal Dishing for Interconnect Optimization'. Together they form a unique fingerprint.

Cite this