Low Power Race Free Programmable Logic Array

Lawrence Clark

Low Power Race Free Programmable Logic Array

Lawrence Clark (Inventor)

Arizona State University

Research output: Patent

Abstract

This invention allows high logic speed with reduced power in high performance integrated circuits such as digital signal processors and microprocessors.

Original language	English (US)
State	Published - Jan 5 2006

Cite this

@misc{9e23031adec4433a97ed19bca428176b,

title = "Low Power Race Free Programmable Logic Array",

abstract = "This invention allows high logic speed with reduced power in high performance integrated circuits such as digital signal processors and microprocessors.",

author = "Lawrence Clark",

year = "2006",

month = jan,

day = "5",

language = "English (US)",

type = "Patent",

}

TY - PAT

T1 - Low Power Race Free Programmable Logic Array

AU - Clark, Lawrence

PY - 2006/1/5

Y1 - 2006/1/5

N2 - This invention allows high logic speed with reduced power in high performance integrated circuits such as digital signal processors and microprocessors.

AB - This invention allows high logic speed with reduced power in high performance integrated circuits such as digital signal processors and microprocessors.

M3 - Patent

ER -

Low Power Race Free Programmable Logic Array

Abstract

Fingerprint

Cite this