ILP and heuristic techniques for system-level design on network processor architectures

Chris Ostler, Karam S. Chatha, Vijay Ramamurthi, Krishnan Srinivasan

Research output: Contribution to journalArticlepeer-review

7 Scopus citations


Network processors incorporate several architectural features, including symmetric multiprocessing (SMP), block multithreading, and multiple memory elements, to support the high-performance requirements of current day applications. This article presents automated system-level design techniques for application development on such architectures. We propose integer linear programming formulations and heuristic techniques for process allocation and data mapping on SMP and block-multithreading-based network processors. The techniques incorporate process transformations and multithreading-aware data mapping to maximize the throughput of the application. The article presents experimental results that evaluate the techniques by implementing network processing applications on the Intel IXP 2400 architecture.

Original languageEnglish (US)
Article number48
JournalACM Transactions on Design Automation of Electronic Systems
Issue number4
StatePublished - Sep 1 2007


  • Block multithreading
  • Multiprocessor

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering


Dive into the research topics of 'ILP and heuristic techniques for system-level design on network processor architectures'. Together they form a unique fingerprint.

Cite this