Gateway: A teaching exercise in gate-array technology

M. A. Jack, J. M. Robertson

Research output: Contribution to journalArticlepeer-review


The Gateway gate array design exercise has been developed for exposing students to as many of the techniques and disciplines of microelectronic design (and gate array technology in particular) as is possible within the constraints of an academic course. The exercise has been streamlined to carry the student through the stages of logic design, circuit design and computer-aided design of an integrated circuit. On completion of the design, each student's chip is manufactured, and packaged chips are then returned to the student for testing. The paper discusses the technology, software and results obtained from the Gateway exercise undertaken by undergraduate students.

Original languageEnglish (US)
Pages (from-to)722-727
Number of pages6
JournalIEE Proceedings A: Physical Science. Measurement and Instrumentation. Management and Education. Reviews
Issue number9 pt A
StatePublished - Dec 1984

ASJC Scopus subject areas

  • General Engineering


Dive into the research topics of 'Gateway: A teaching exercise in gate-array technology'. Together they form a unique fingerprint.

Cite this