@article{0b08a705faa94523853095a2a4a424fd,
title = "Folded Source-Coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs",
abstract = "CMOS folded source-coupled logic (FSCL) uses a smaller logic voltage swing (ΔVL ≌ 0.2Fdd)than conventional static logic and achieves a smaller power-delay product at high operating frequencies. By using current-steering techniques in fully-differential FSCL circuits to maintain a constant power supply current, digital switching noise is reduced by 30–300 times compared to conventional CMOS static logic. Measured results are presented for FSCL gates fabricated in a 2-rim CMOS process, and simulated results with a standard 1-rim process are used to compre the power, delay, and switching noise characteristics of FSCL and static logic with 5.0-, 33- and 2.0-V power supplies.",
author = "Allstot, {David J.} and Chee, {San Hwa} and Sayfe Kiaei and Manu Shrivastawa",
note = "Funding Information: Manuscript received December 20, 1991; revised June 22, 1993. This work was supported in part by a grant from the National Science Foundation Center for the Design of Analog-Digital Integrated Circuits (CDADIC) at Washington State University, the University of Washington, and Oregon State University. This paper was recommended by Associate Editor W. M. Dai. D. J. Allstot is with the Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213. S.-H. Chee is with Linear Technology Corporation, 1630 McCarthy Blvd., Milpitas, CA 95035. S. Kiaei and M. Shrivastawa are with the Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR 97331. IEEE Log Number 921 1955.",
year = "1993",
month = sep,
doi = "10.1109/81.244904",
language = "English (US)",
volume = "40",
pages = "553--563",
journal = "IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications",
issn = "1057-7122",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",
}