Dynamic and leakage power reduction of ASICs using configurable threshold logic gates

Jinghua Yang, Joseph Davis, Niranjan Kulkarni, Jae-sun Seo, Sarma Vrudhula

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Fingerprint

Dive into the research topics of 'Dynamic and leakage power reduction of ASICs using configurable threshold logic gates'. Together they form a unique fingerprint.

Engineering & Materials Science