TY - JOUR
T1 - Delay Time and Signal Propagation in Large-Scale Integrated Circuits
AU - Grondin, Robert Oscar
AU - Porod, W.
AU - Ferry, D. K.
PY - 1984/4
Y1 - 1984/4
N2 - Power dissipation and signal propagation are considered for the logic circuits in future VLSI. When these are coupled to the necessity to dissipate power and to fundamental limits on the energy dissipation, a constraint which is almost geometry independent is obtained. At one extreme, the fundamental limits suggest a minimum delay time of 0.01 ps. At the opposite extreme, values appropriate to conventional technology lead to a delay time per gate that is constrained to have a lower limit of about 0.2 ns in the wire-dominated chip.
AB - Power dissipation and signal propagation are considered for the logic circuits in future VLSI. When these are coupled to the necessity to dissipate power and to fundamental limits on the energy dissipation, a constraint which is almost geometry independent is obtained. At one extreme, the fundamental limits suggest a minimum delay time of 0.01 ps. At the opposite extreme, values appropriate to conventional technology lead to a delay time per gate that is constrained to have a lower limit of about 0.2 ns in the wire-dominated chip.
UR - http://www.scopus.com/inward/record.url?scp=0021406450&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0021406450&partnerID=8YFLogxK
U2 - 10.1109/JSSC.1984.1052128
DO - 10.1109/JSSC.1984.1052128
M3 - Article
AN - SCOPUS:0021406450
SN - 0018-9200
VL - 19
SP - 262
EP - 263
JO - IEEE Journal of Solid-State Circuits
JF - IEEE Journal of Solid-State Circuits
IS - 2
ER -