This paper describes a new approach for modeling bias-temperature instability (BTI) in nanoscale transistors. The model uses non-iterative surface potential solvers enhanced with dynamic defect potential equations to enable accurate, physics-based circuit level simulations that incorporate BTI effects. Defect maps constructed from experimental data reported on high-k-metal-gate bulk complementary metal-oxide-semiconductor devices are used to parameterize the defect potential equation. By implementing the enhanced surface potential model in Verilog-A, both DC and AC BTI aging effects in combinational circuits are simulated and the results compared conventional threshold voltage shift methods for BTI modeling.

Original languageEnglish (US)
Article number225701
JournalJournal of Applied Physics
Issue number22
StatePublished - Jun 14 2018

ASJC Scopus subject areas

  • General Physics and Astronomy


Dive into the research topics of 'Bias temperature instability model using dynamic defect potential for predicting CMOS aging'. Together they form a unique fingerprint.

Cite this