Asynchronous VLSI architecture for adaptive echo cancellation

R. P. Mackey, J. J. Rodríguez, J. D. Carothers, S. B.K. Vrudhula

Research output: Contribution to journalArticlepeer-review

1 Scopus citations


A single chip, 128 coefficient, asynchronous echo canceller is presented. Cancellation is performed by an FIR filter whose coefficients are adapted using the power-of-two modified LMS algorithm. The pipelined circuit updates all coefficients and generates the filtered output every cycle while allowing a sampling rate >206.5kHz.

Original languageEnglish (US)
Pages (from-to)710-711
Number of pages2
JournalElectronics Letters
Issue number8
StatePublished - Apr 11 1996


  • Adaptive systems
  • Echo suppression
  • VLSI

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Asynchronous VLSI architecture for adaptive echo cancellation'. Together they form a unique fingerprint.

Cite this