A survey on hardware security techniques targeting low-power SoC designs

Alan Ehret; Karen Gettings; Bruce R. Jordan; Michel A. Kinsy

doi:10.1109/HPEC.2019.8916486

A survey on hardware security techniques targeting low-power SoC designs

Alan Ehret, Karen Gettings, Bruce R. Jordan, Michel A. Kinsy

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

11 Scopus citations

Abstract

In this work, we survey hardware-based security techniques applicable to low-power system-on-chip designs. Techniques related to a system's processing elements, volatile main memory and caches, non-volatile memory and on-chip interconnects are examined. Threat models for each subsystem and technique are considered. Performance overheads and other trade-offs for each technique are discussed. Defenses with similar threat models are compared.

Original language	English (US)
Title of host publication	2019 IEEE High Performance Extreme Computing Conference, HPEC 2019
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781728150208
DOIs	https://doi.org/10.1109/HPEC.2019.8916486
State	Published - Sep 2019
Externally published	Yes
Event	2019 IEEE High Performance Extreme Computing Conference, HPEC 2019 - Waltham, United States Duration: Sep 24 2019 → Sep 26 2019

Publication series

Name	2019 IEEE High Performance Extreme Computing Conference, HPEC 2019

Conference

Conference	2019 IEEE High Performance Extreme Computing Conference, HPEC 2019
Country/Territory	United States
City	Waltham
Period	9/24/19 → 9/26/19

Keywords

Hardware Security
Network-on-chip
Oblivious RAM
PUF
Secure Enclave
System-on-Chip

ASJC Scopus subject areas

Computational Theory and Mathematics
Computer Networks and Communications
Hardware and Architecture
Safety, Risk, Reliability and Quality
Artificial Intelligence

Access to Document

10.1109/HPEC.2019.8916486

Cite this

Ehret, A., Gettings, K., Jordan, B. R., & Kinsy, M. A. (2019). A survey on hardware security techniques targeting low-power SoC designs. In 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019 Article 8916486 (2019 IEEE High Performance Extreme Computing Conference, HPEC 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/HPEC.2019.8916486

A survey on hardware security techniques targeting low-power SoC designs. / Ehret, Alan; Gettings, Karen; Jordan, Bruce R. et al.
2019 IEEE High Performance Extreme Computing Conference, HPEC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8916486 (2019 IEEE High Performance Extreme Computing Conference, HPEC 2019).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Ehret, A, Gettings, K, Jordan, BR & Kinsy, MA 2019, A survey on hardware security techniques targeting low-power SoC designs. in 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019., 8916486, 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019, Institute of Electrical and Electronics Engineers Inc., 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019, Waltham, United States, 9/24/19. https://doi.org/10.1109/HPEC.2019.8916486

@inproceedings{32d3d70e5cb34c3cb4da4f4be3b99b2f,

title = "A survey on hardware security techniques targeting low-power SoC designs",

abstract = "In this work, we survey hardware-based security techniques applicable to low-power system-on-chip designs. Techniques related to a system's processing elements, volatile main memory and caches, non-volatile memory and on-chip interconnects are examined. Threat models for each subsystem and technique are considered. Performance overheads and other trade-offs for each technique are discussed. Defenses with similar threat models are compared.",

keywords = "Hardware Security, Network-on-chip, Oblivious RAM, PUF, Secure Enclave, System-on-Chip",

author = "Alan Ehret and Karen Gettings and Jordan, {Bruce R.} and Kinsy, {Michel A.}",

note = "Funding Information: DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited. This material is based upon work supported by the Under Secretary of Defense for Research and Engineering under Air Force Contract No. FA8702-15-D-0001. Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the Under Secretary of Defense for Research and Engineering. Publisher Copyright: {\textcopyright} 2019 IEEE.; 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019 ; Conference date: 24-09-2019 Through 26-09-2019",

year = "2019",

month = sep,

doi = "10.1109/HPEC.2019.8916486",

language = "English (US)",

series = "2019 IEEE High Performance Extreme Computing Conference, HPEC 2019",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2019 IEEE High Performance Extreme Computing Conference, HPEC 2019",

}

TY - GEN

T1 - A survey on hardware security techniques targeting low-power SoC designs

AU - Ehret, Alan

AU - Gettings, Karen

AU - Jordan, Bruce R.

AU - Kinsy, Michel A.

N1 - Funding Information: DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited. This material is based upon work supported by the Under Secretary of Defense for Research and Engineering under Air Force Contract No. FA8702-15-D-0001. Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the Under Secretary of Defense for Research and Engineering. Publisher Copyright: © 2019 IEEE.

PY - 2019/9

Y1 - 2019/9

N2 - In this work, we survey hardware-based security techniques applicable to low-power system-on-chip designs. Techniques related to a system's processing elements, volatile main memory and caches, non-volatile memory and on-chip interconnects are examined. Threat models for each subsystem and technique are considered. Performance overheads and other trade-offs for each technique are discussed. Defenses with similar threat models are compared.

AB - In this work, we survey hardware-based security techniques applicable to low-power system-on-chip designs. Techniques related to a system's processing elements, volatile main memory and caches, non-volatile memory and on-chip interconnects are examined. Threat models for each subsystem and technique are considered. Performance overheads and other trade-offs for each technique are discussed. Defenses with similar threat models are compared.

KW - Hardware Security

KW - Network-on-chip

KW - Oblivious RAM

KW - PUF

KW - Secure Enclave

KW - System-on-Chip

UR - http://www.scopus.com/inward/record.url?scp=85076721654&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85076721654&partnerID=8YFLogxK

U2 - 10.1109/HPEC.2019.8916486

DO - 10.1109/HPEC.2019.8916486

M3 - Conference contribution

AN - SCOPUS:85076721654

T3 - 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019

BT - 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019

Y2 - 24 September 2019 through 26 September 2019

ER -

A survey on hardware security techniques targeting low-power SoC designs

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this