A Robust Asynchronous Scan Chain and Scanning Mechanism for Testing of Digital VLSI Circuits

Sarma Vrudhula (Inventor)

Research output: Patent

Fingerprint

Dive into the research topics of 'A Robust Asynchronous Scan Chain and Scanning Mechanism for Testing of Digital VLSI Circuits'. Together they form a unique fingerprint.

Engineering & Materials Science