A Design of a Fast and Area Efficient Multi-Input Muller C-element

Tzyh Yung Wuu, Sarma B.K. Vrudhula

Research output: Contribution to journalArticlepeer-review

37 Scopus citations


A multi-input Muller C-element has frequently been used for joining signal transitions or completion time detection in self-timed circuits. This paper presents an n-input Muller C-element design which uses the multi-level login design technique and has a symmetric format for any integer n > 2. In comparison with series-parallel MOS structure implementations and C-element tree implementations, our design has fewer restrictions in terms of n, less path delay, less delay variance from inputs to output, and less area consumption. Experimental validation in this paper is based on an industrial standard cell library.

Original languageEnglish (US)
Pages (from-to)215-219
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number2
StatePublished - Jun 1993
Externally publishedYes

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'A Design of a Fast and Area Efficient Multi-Input Muller C-element'. Together they form a unique fingerprint.

Cite this