Workload-aware neuromorphic design of the power controller

Saurabh Sinha, Jounghyuk Suh, Bertan Bakkaloglu, Yu Cao

Research output: Contribution to journalArticlepeer-review

9 Scopus citations


A workload-aware low-power neuromorphic controller for dynamic voltage and frequency scaling (DVFS) in very large scale integration (VLSI)systems is presented. The neuromorphic controller predicts future workload values and preemptively regulates supply voltage and frequency based on past workload profile. Our specific contributions include: 1) implementation of a digital and analog version of the controller in 45 nm CMOS technology, resulting in a 3% performance hit with a power overhead in the range of 10-150 μW from the controller circuit; 2) higher prediction accuracy compared to a software based OS-governed DVFS scheme, reducing wasted power and improving error margins; and 3) power savings of up to 52% and improvement of up to 15% compared to the OS-based scheme. The digital design has minimal power overhead and is more reconfigurable, while analog design is better suited for nonlinear and complex computational tasks.

Original languageEnglish (US)
Article number6035994
Pages (from-to)381-390
Number of pages10
JournalIEEE Journal on Emerging and Selected Topics in Circuits and Systems
Issue number3
StatePublished - Sep 2011


  • Adaptive
  • neuromorphic
  • power management
  • simulation
  • very large scale integration (VLSI)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Workload-aware neuromorphic design of the power controller'. Together they form a unique fingerprint.

Cite this