System-level energy-efficient dynamic task scheduling

Research output: Chapter in Book/Report/Conference proceedingConference contribution

68 Scopus citations

Abstract

Dynamic voltage scaling (DVS) is a well-known low power design technique that reduces the processor energy by slowing down the DVS processor and stretching the task execution time. But in a DVS system consisting of a DVS processor and multiple devices, slowing down the processor increases the device energy consumption and thereby the system-level energy consumption. In this paper, we present dynamic task scheduling algorithms for periodic tasks that minimize the system-level energy (CPU energy + device standby energy). The algorithms use a combination of (i) optimal speed setting, which is the speed that minimizes the system energy for a specific task, and (ii) limited preemption which reduces the numbers of possible preemptions. For the case when the CPU power and device power are comparable, these algorithms achieve up to 43% energy savings compared to [1], but only up to 12% over the non-DVS scheduling. If the device power is large compared to the CPU power, we show that DVS should not be employed.

Original languageEnglish (US)
Title of host publicationProceedings - Design Automation Conference
Pages628-631
Number of pages4
StatePublished - 2005
Event42nd Design Automation Conference, DAC 2005 - Anaheim, CA, United States
Duration: Jun 13 2005Jun 17 2005

Other

Other42nd Design Automation Conference, DAC 2005
Country/TerritoryUnited States
CityAnaheim, CA
Period6/13/056/17/05

Keywords

  • DVS system
  • Dynamic task scheduling
  • Energy minimization
  • Optimal scaling point
  • Real-time

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Fingerprint

Dive into the research topics of 'System-level energy-efficient dynamic task scheduling'. Together they form a unique fingerprint.

Cite this