Statistical timing models for large macro cells and IP blocks considering process variations

Amit Goel, Sarma Vrudhula, Feroze Taraporevala, Praveen Ghanta

Research output: Contribution to journalArticlepeer-review

10 Scopus citations


Integrated circuits today rely on extensive reuse of IP bocks and macro cells to meet the demand for high performance system-on-chip. We propose a methodology for extracting timing models of IP blocks and macro cells for statistical timing analysis considering process variations and spatial correlations. We develop efficient models for capturing both inter-die and intra-die variations in device and interconnect parameters. Increasing spatial correlations in variability of the process parameters in subnanometer designs requires instance-specific characterization of these design blocks. We propose a novel technique for instance-specific calibration of precharacterized timing model. The proposed approach was evaluated on large industrial designs of 1.2- and 3.5-M gates in 65-nm technology and validated against SPICE for accuracy.

Original languageEnglish (US)
Article number4773473
Pages (from-to)3-11
Number of pages9
JournalIEEE Transactions on Semiconductor Manufacturing
Issue number1
StatePublished - Feb 2009


  • Integrated circuit timing
  • Macro cells
  • Process variations
  • Semiconductor process modeling

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Industrial and Manufacturing Engineering
  • Electrical and Electronic Engineering


Dive into the research topics of 'Statistical timing models for large macro cells and IP blocks considering process variations'. Together they form a unique fingerprint.

Cite this