TY - GEN
T1 - Sphere decoding for multiprocessor architectures
AU - Qi, Q.
AU - Chakrabarti, Chaitali
PY - 2007
Y1 - 2007
N2 - Motivated by the need for high throughput sphere decoding for multiple-input-multiple-output (MIMO) communication systems, we propose a parallel depth-first sphere decoding (PDSD) algorithm that provides the advantages of both parallel processing and rapid search space reduction. The PDSD algorithm is designed for efficient implementation on programmable multi-processor platforms. We investigate the trade-off between the throughput and computation over-head when the number of processing elements is 2,4 and 8, for a 4 × 4 16-QAM system across a wide range of SNR conditions. Through simulation, we show that PDSD can offer significant throughput improvement without incurring substantial computation overhead by selecting the appropriate number of processing elements according to specific SNR conditions.
AB - Motivated by the need for high throughput sphere decoding for multiple-input-multiple-output (MIMO) communication systems, we propose a parallel depth-first sphere decoding (PDSD) algorithm that provides the advantages of both parallel processing and rapid search space reduction. The PDSD algorithm is designed for efficient implementation on programmable multi-processor platforms. We investigate the trade-off between the throughput and computation over-head when the number of processing elements is 2,4 and 8, for a 4 × 4 16-QAM system across a wide range of SNR conditions. Through simulation, we show that PDSD can offer significant throughput improvement without incurring substantial computation overhead by selecting the appropriate number of processing elements according to specific SNR conditions.
KW - Architecture
KW - Multiprocessor
KW - Sphere decoding
UR - http://www.scopus.com/inward/record.url?scp=47949092126&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=47949092126&partnerID=8YFLogxK
U2 - 10.1109/SIPS.2007.4387516
DO - 10.1109/SIPS.2007.4387516
M3 - Conference contribution
AN - SCOPUS:47949092126
SN - 1424412226
SN - 9781424412228
T3 - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
SP - 50
EP - 55
BT - 2007 IEEE Workshop on Signal Processing Systems, SiPS 2007, Proceedings
T2 - 2007 IEEE Workshop on Signal Processing Systems, SiPS 2007
Y2 - 17 October 2007 through 19 October 2007
ER -