Robust 7-nm SRAM design on a predictive PDK

Vinay Vashishtha, Manoj Vangala, Parv Sharma, Lawrence T. Clark

Research output: Chapter in Book/Report/Conference proceedingConference contribution

25 Scopus citations


SRAMs are ubiquitous in modern VLSI design but have become difficult to design in advanced finFET processes due to fin quantization and large variability at small geometries. In this paper six transistor SRAM design on a 7-nm predictive PDK is presented. The SRAMs use differential sense amplifier based sensing to support long bit-lines and high array efficiency. Different SRAM cells are evaluated statistically, resulting in the choice of a 122 cell due to its easier lithography and superior write margins. A novel switched capacitor reduced column VDD is presented, which has excellent across corner voltage characteristics and speed. The analysis shows yield to a minimum VDD of 500 mV.

Original languageEnglish (US)
Title of host publicationIEEE International Symposium on Circuits and Systems
Subtitle of host publicationFrom Dreams to Innovation, ISCAS 2017 - Conference Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467368520
StatePublished - Sep 25 2017
Event50th IEEE International Symposium on Circuits and Systems, ISCAS 2017 - Baltimore, United States
Duration: May 28 2017May 31 2017


Other50th IEEE International Symposium on Circuits and Systems, ISCAS 2017
Country/TerritoryUnited States


  • finFET
  • SRAM Statistical Design
  • Write Assist

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Robust 7-nm SRAM design on a predictive PDK'. Together they form a unique fingerprint.

Cite this