Reducing transistor variability for high performance low power chips

Robert Rogenmoser, Lawrence T. Clark

Research output: Contribution to journalArticlepeer-review

12 Scopus citations


CMOS integrated-circuit supply-voltage reduction has plateaued in recent years as increased transistor variability has limited transistor-threshold voltage scaling. The deeply depleted channel transistor, implemented on bulk CMOS, provides a low-cost option to re-enable voltage scaling on both future and legacy CMOS fabrication processes by reducing random variability and providing a strong body factor to pull in systematic variation and compensate for environmental effects resulting in 50 percent lower power at matched performance.

Original languageEnglish (US)
Article number6461870
Pages (from-to)18-26
Number of pages9
JournalIEEE Micro
Issue number2
StatePublished - 2013
Externally publishedYes


  • CMOS
  • DDC
  • VLSI
  • body bias
  • deeply depleted channel transistor
  • low power
  • undoped channel transistor
  • voltage scaling

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Reducing transistor variability for high performance low power chips'. Together they form a unique fingerprint.

Cite this