Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses

Yeow Meng Chee; Charles Colbourn; Alan Chi Hung Ling; Hui Zhang; Xiande Zhang

doi:10.1007/s10623-015-0084-4

Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses

Yeow Meng Chee
, Charles Colbourn
, Alan Chi Hung Ling
, Hui Zhang
, Xiande Zhang

Research output: Contribution to journal › Article › peer-review

7 Scopus citations

Abstract

Coupled switched capacitance causes crosstalk in ultra deep submicron/nanometer VLSI fabrication, which leads to power dissipation, delay faults, and logical malfunctions. We present the first memoryless transition bus-encoding technique for power minimization, error-correction, and elimination of crosstalk simultaneously. To accomplish this, we generalize balanced sampling plans avoiding adjacent units, which are widely used in the statistical design of experiments. Optimal or asymptotically optimal constant weight codes eliminating each kind of crosstalk are constructed.

Original language	English (US)
Pages (from-to)	479-491
Number of pages	13
Journal	Designs, Codes, and Cryptography
Volume	77
Issue number	2-3
DOIs	https://doi.org/10.1007/s10623-015-0084-4
State	Published - Dec 3 2015

Keywords

Balanced sampling plan
Constant weight codes
Crosstalk avoidance
Low power code
Packing by triples
Packing sampling plan avoiding adjacent units

ASJC Scopus subject areas

Theoretical Computer Science
Computer Science Applications
Discrete Mathematics and Combinatorics
Applied Mathematics

Access to Document

10.1007/s10623-015-0084-4

Cite this

@article{b333a6bb7017483ab6d656cbedcd2569,

title = "Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses",

abstract = "Coupled switched capacitance causes crosstalk in ultra deep submicron/nanometer VLSI fabrication, which leads to power dissipation, delay faults, and logical malfunctions. We present the first memoryless transition bus-encoding technique for power minimization, error-correction, and elimination of crosstalk simultaneously. To accomplish this, we generalize balanced sampling plans avoiding adjacent units, which are widely used in the statistical design of experiments. Optimal or asymptotically optimal constant weight codes eliminating each kind of crosstalk are constructed.",

keywords = "Balanced sampling plan, Constant weight codes, Crosstalk avoidance, Low power code, Packing by triples, Packing sampling plan avoiding adjacent units",

author = "Chee, \{Yeow Meng\} and Charles Colbourn and Ling, \{Alan Chi Hung\} and Hui Zhang and Xiande Zhang",

note = "Publisher Copyright: {\textcopyright} 2015, Springer Science+Business Media New York.",

year = "2015",

month = dec,

day = "3",

doi = "10.1007/s10623-015-0084-4",

language = "English (US)",

volume = "77",

pages = "479--491",

journal = "Designs, Codes, and Cryptography",

issn = "0925-1022",

publisher = "Springer Netherlands",

number = "2-3",

}

TY - JOUR

T1 - Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses

AU - Chee, Yeow Meng

AU - Colbourn, Charles

AU - Ling, Alan Chi Hung

AU - Zhang, Hui

AU - Zhang, Xiande

PY - 2015/12/3

Y1 - 2015/12/3

N2 - Coupled switched capacitance causes crosstalk in ultra deep submicron/nanometer VLSI fabrication, which leads to power dissipation, delay faults, and logical malfunctions. We present the first memoryless transition bus-encoding technique for power minimization, error-correction, and elimination of crosstalk simultaneously. To accomplish this, we generalize balanced sampling plans avoiding adjacent units, which are widely used in the statistical design of experiments. Optimal or asymptotically optimal constant weight codes eliminating each kind of crosstalk are constructed.

AB - Coupled switched capacitance causes crosstalk in ultra deep submicron/nanometer VLSI fabrication, which leads to power dissipation, delay faults, and logical malfunctions. We present the first memoryless transition bus-encoding technique for power minimization, error-correction, and elimination of crosstalk simultaneously. To accomplish this, we generalize balanced sampling plans avoiding adjacent units, which are widely used in the statistical design of experiments. Optimal or asymptotically optimal constant weight codes eliminating each kind of crosstalk are constructed.

KW - Balanced sampling plan

KW - Constant weight codes

KW - Crosstalk avoidance

KW - Low power code

KW - Packing by triples

KW - Packing sampling plan avoiding adjacent units

UR - https://www.scopus.com/pages/publications/84942990113

UR - https://www.scopus.com/pages/publications/84942990113#tab=citedBy

U2 - 10.1007/s10623-015-0084-4

DO - 10.1007/s10623-015-0084-4

M3 - Article

AN - SCOPUS:84942990113

SN - 0925-1022

VL - 77

SP - 479

EP - 491

JO - Designs, Codes, and Cryptography

JF - Designs, Codes, and Cryptography

IS - 2-3

ER -

Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this