Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization

Runzi Chang; Yu Cao; Costas J. Spanos

doi:10.1109/TED.2004.834898

Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization

Runzi Chang, Yu Cao, Costas J. Spanos

Research output: Contribution to journal › Article › peer-review

36 Scopus citations

Abstract

A dishing model is developed to investigate the electrical effects of metal dishing in the damascene process, based on experimental data and physical analysis. A metric for dishing, the Dishing Radius, has been defined. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is most effective when the dishing radius is less than 50 μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is between two and four from both efficiency and performance considerations.

Original language	English (US)
Pages (from-to)	1577-1583
Number of pages	7
Journal	IEEE Transactions on Electron Devices
Volume	51
Issue number	10
DOIs	https://doi.org/10.1109/TED.2004.834898
State	Published - Oct 2004
Externally published	Yes

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/TED.2004.834898

Cite this

@article{0e813f200ceb4e8488769d7ea0eac2eb,

title = "Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization",

abstract = "A dishing model is developed to investigate the electrical effects of metal dishing in the damascene process, based on experimental data and physical analysis. A metric for dishing, the Dishing Radius, has been defined. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is most effective when the dishing radius is less than 50 μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is between two and four from both efficiency and performance considerations.",

author = "Runzi Chang and Yu Cao and Spanos, {Costas J.}",

year = "2004",

month = oct,

doi = "10.1109/TED.2004.834898",

language = "English (US)",

volume = "51",

pages = "1577--1583",

journal = "IEEE Transactions on Electron Devices",

issn = "0018-9383",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "10",

}

TY - JOUR

T1 - Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization

AU - Chang, Runzi

AU - Cao, Yu

AU - Spanos, Costas J.

PY - 2004/10

Y1 - 2004/10

N2 - A dishing model is developed to investigate the electrical effects of metal dishing in the damascene process, based on experimental data and physical analysis. A metric for dishing, the Dishing Radius, has been defined. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is most effective when the dishing radius is less than 50 μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is between two and four from both efficiency and performance considerations.

AB - A dishing model is developed to investigate the electrical effects of metal dishing in the damascene process, based on experimental data and physical analysis. A metric for dishing, the Dishing Radius, has been defined. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is most effective when the dishing radius is less than 50 μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is between two and four from both efficiency and performance considerations.

UR - http://www.scopus.com/inward/record.url?scp=5444255768&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=5444255768&partnerID=8YFLogxK

U2 - 10.1109/TED.2004.834898

DO - 10.1109/TED.2004.834898

M3 - Article

AN - SCOPUS:5444255768

SN - 0018-9383

VL - 51

SP - 1577

EP - 1583

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

IS - 10

ER -

Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this