Low standby power state storage for sub-130-nm technologies

Lawrence T. Clark, Franco Ricci, Manish Biyani

Research output: Contribution to journalArticlepeer-review

15 Scopus citations


Handheld and other battery-powered ICs require process scaling to increase functional integration and reduce active power consumption. Scaling also increases leakage current components to the point where standby power is frequently a limiting design factor. A scheme combining low-leakage thick-gate shadow latches and high-performance transistors is presented that decouples performance from standby power in sub-130-nm technologies. Circuit design and operation, including pulse-clocked latches, use of dynamic circuits, and inclusion of scan is presented. The approach is validated by experimental results on a 90-nm process.

Original languageEnglish (US)
Pages (from-to)498-506
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Issue number2
StatePublished - Feb 2005


  • Leakage currents
  • Logic circuits
  • Low power
  • Sequential logic circuits

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Low standby power state storage for sub-130-nm technologies'. Together they form a unique fingerprint.

Cite this