TY - GEN
T1 - Highly concurrent architectures for recursive median filters
AU - Chakrabarti, Chaitali
AU - Lucke, L.
PY - 1993/1/1
Y1 - 1993/1/1
N2 - The authors present highly concurrent (i) array architectures (ii) stack filter architectures and (iii) sorting network architectures for recursive median filters. In order to pipeline these architectures to any level, the authors develop clustered look ahead and scattered look ahead realizations of the recursive median filters. These realizations are based on approximating the recursive median filter with a weighted recursive median filter. New array architectures and stack filter architectures are developed for weighted recursive median filters that support clustered look ahead, and new sorting network architectures for weighted recursive median filters that support scattered look ahead. These architectures can be pipelined to any level with a corresponding linear increase in the hardware complexity. In addition, these architectures can also be used to implement the larger class of weighted order statistic filters.
AB - The authors present highly concurrent (i) array architectures (ii) stack filter architectures and (iii) sorting network architectures for recursive median filters. In order to pipeline these architectures to any level, the authors develop clustered look ahead and scattered look ahead realizations of the recursive median filters. These realizations are based on approximating the recursive median filter with a weighted recursive median filter. New array architectures and stack filter architectures are developed for weighted recursive median filters that support clustered look ahead, and new sorting network architectures for weighted recursive median filters that support scattered look ahead. These architectures can be pipelined to any level with a corresponding linear increase in the hardware complexity. In addition, these architectures can also be used to implement the larger class of weighted order statistic filters.
UR - http://www.scopus.com/inward/record.url?scp=0343911069&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0343911069&partnerID=8YFLogxK
U2 - 10.1109/VLSISP.1993.404458
DO - 10.1109/VLSISP.1993.404458
M3 - Conference contribution
AN - SCOPUS:0343911069
T3 - Proceedings of IEEE Workshop on VLSI Signal Processing VI, VLSISP 1993
SP - 471
EP - 479
BT - Proceedings of IEEE Workshop on VLSI Signal Processing VI, VLSISP 1993
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 6th IEEE Workshop on VLSI Signal Processing, VLSISP 1993
Y2 - 20 October 1993 through 22 October 1993
ER -