Hardening AES hardware implementations against fault and error inject attacks

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations


The Advanced Encryption Standard (AES) enables secure transmission of confidential messages. Since its invention, there have been many proposed attacks against the scheme. For example, one can inject errors or faults to acquire the encryption keys. It has been shown that the AES algorithm itself does not provide a protection against these types of attacks. Therefore, additional techniques like error control codes (ECCs) have been proposed to detect active attacks. However, not all the proposed solutions show the adequate efficacy. For instance, linear ECCs have some critical limitations, especially when the injected errors are beyond their fault detection or tolerance capabilities. In this paper, we propose a new method based on a non-linear code to protect all four internal stages of the AES hardware implementation. With this method, the protected AES system is able to (a) detect all multiplicity of errors with a high probability and (b) correct them if the errors follow certain patterns or frequencies. Results shows that the proposed method provides much higher security and reliability to the AES hardware implementation with minimal overhead.

Original languageEnglish (US)
Title of host publicationGLSVLSI 2018 - Proceedings of the 2018 Great Lakes Symposium on VLSI
PublisherAssociation for Computing Machinery
Number of pages4
ISBN (Electronic)9781450357241
StatePublished - May 30 2018
Externally publishedYes
Event28th Great Lakes Symposium on VLSI, GLSVLSI 2018 - Chicago, United States
Duration: May 23 2018May 25 2018

Publication series

NameProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI


Conference28th Great Lakes Symposium on VLSI, GLSVLSI 2018
Country/TerritoryUnited States


  • AES
  • Error correction
  • Error detection
  • Non-linearity
  • Robust codes

ASJC Scopus subject areas

  • General Engineering


Dive into the research topics of 'Hardening AES hardware implementations against fault and error inject attacks'. Together they form a unique fingerprint.

Cite this