Energy efficient mapping and voltage islanding for regular NoC under design constraints

Pavel Ghosh, Arunabha Sen

Research output: Contribution to journalArticlepeer-review

6 Scopus citations


Computational energy consumption of the processing elements (PEs) of a NoC can be significantly reduced by scaling down their voltage levels. This creates clusters of adjacent PEs operating at the same voltage level, known as voltage islands. Excessive number of voltage islands is undesirable from the physical design perspective and due to the overhead of level shifter energy consumption between adjacent voltage islands. Considering these issues during mapping of the PEs to the NoC routers, can potentially lead to acceptable solutions with reduced overall energy consumption. In this paper, we formulate the mapping problem as an optimisation problem. We present both optimal solution, obtained by solving a mixed integer linear program (MILP), and heuristic solution based on random greedy selection. Experimental results using benchmark and real applications show that the heuristic finds near-optimal solution in almost all cases in a very small fraction of the time required to achieve the optimal solution.

Original languageEnglish (US)
Pages (from-to)132-144
Number of pages13
JournalInternational Journal of High Performance Systems Architecture
Issue number3-4
StatePublished - Aug 2010


  • Energy efficient mapping
  • Greedy heuristic
  • MILP
  • Mixed integer linear programming
  • Network-on-chip
  • NoC
  • Randominisation
  • SoC
  • System-on-chip
  • Voltage islanding

ASJC Scopus subject areas

  • Hardware and Architecture


Dive into the research topics of 'Energy efficient mapping and voltage islanding for regular NoC under design constraints'. Together they form a unique fingerprint.

Cite this