Skip to main navigation Skip to search Skip to main content

Deep Neural Network Training Accelerator Designs in ASIC and FPGA

  • Shreyas K. Venkataramanaiah
  • , Shihui Yin
  • , Yu Cao
  • , Jae Sun Seo

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

22   Link opens in a new tab Scopus citations

Fingerprint

Dive into the research topics of 'Deep Neural Network Training Accelerator Designs in ASIC and FPGA'. Together they form a unique fingerprint.
Sort by

Keyphrases

Computer Science

Physics