A VLSI architecture for real-time hierarchical encoding/decoding of video using the wavelet transform

Mohan Vishwanath; Chaitali Chakrabarti

doi:10.1109/ICASSP.1994.389636

A VLSI architecture for real-time hierarchical encoding/decoding of video using the wavelet transform

Mohan Vishwanath, Chaitali Chakrabarti

Electrical Engineering

Research output: Contribution to journal › Conference article › peer-review

13 Scopus citations

Abstract

Novel online algorithms and architectures for hierarchical coding using the wavelet transform are presented. These algorithms/architectures compute the decomposition-reconstruction cycle of the wavelet transform with minimum latency and buffering for any given blocking factor. A hierarchical scheme which enables cheap video conferencing and/or multicast over a heterogeneous network is also presented. This architecture supports single chip implementations of the encoder, the decoder, and the transcoder for some choices of the wavelet filter and vector quantization schemes.

Original language	English (US)
Article number	389636
Pages (from-to)	II401-II404
Journal	ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Volume	2
DOIs	https://doi.org/10.1109/ICASSP.1994.389636
State	Published - 1994
Event	Proceedings of the 1994 IEEE International Conference on Acoustics, Speech and Signal Processing. Part 2 (of 6) - Adelaide, Aust Duration: Apr 19 1994 → Apr 22 1994

ASJC Scopus subject areas

Software
Signal Processing
Electrical and Electronic Engineering

Access to Document

10.1109/ICASSP.1994.389636

Cite this

@article{e07d04cc3f584ebebc97a8b16827363a,

title = "A VLSI architecture for real-time hierarchical encoding/decoding of video using the wavelet transform",

abstract = "Novel online algorithms and architectures for hierarchical coding using the wavelet transform are presented. These algorithms/architectures compute the decomposition-reconstruction cycle of the wavelet transform with minimum latency and buffering for any given blocking factor. A hierarchical scheme which enables cheap video conferencing and/or multicast over a heterogeneous network is also presented. This architecture supports single chip implementations of the encoder, the decoder, and the transcoder for some choices of the wavelet filter and vector quantization schemes.",

author = "Mohan Vishwanath and Chaitali Chakrabarti",

note = "Funding Information: a grant from NSF, no. Publisher Copyright: {\textcopyright} 1994 IEEE.; Proceedings of the 1994 IEEE International Conference on Acoustics, Speech and Signal Processing. Part 2 (of 6) ; Conference date: 19-04-1994 Through 22-04-1994",

year = "1994",

doi = "10.1109/ICASSP.1994.389636",

language = "English (US)",

volume = "2",

pages = "II401--II404",

journal = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",

issn = "1520-6149",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A VLSI architecture for real-time hierarchical encoding/decoding of video using the wavelet transform

AU - Vishwanath, Mohan

AU - Chakrabarti, Chaitali

PY - 1994

Y1 - 1994

N2 - Novel online algorithms and architectures for hierarchical coding using the wavelet transform are presented. These algorithms/architectures compute the decomposition-reconstruction cycle of the wavelet transform with minimum latency and buffering for any given blocking factor. A hierarchical scheme which enables cheap video conferencing and/or multicast over a heterogeneous network is also presented. This architecture supports single chip implementations of the encoder, the decoder, and the transcoder for some choices of the wavelet filter and vector quantization schemes.

AB - Novel online algorithms and architectures for hierarchical coding using the wavelet transform are presented. These algorithms/architectures compute the decomposition-reconstruction cycle of the wavelet transform with minimum latency and buffering for any given blocking factor. A hierarchical scheme which enables cheap video conferencing and/or multicast over a heterogeneous network is also presented. This architecture supports single chip implementations of the encoder, the decoder, and the transcoder for some choices of the wavelet filter and vector quantization schemes.

UR - http://www.scopus.com/inward/record.url?scp=85033054217&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85033054217&partnerID=8YFLogxK

U2 - 10.1109/ICASSP.1994.389636

DO - 10.1109/ICASSP.1994.389636

M3 - Conference article

AN - SCOPUS:85033054217

SN - 1520-6149

VL - 2

SP - II401-II404

JO - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

JF - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

M1 - 389636

T2 - Proceedings of the 1994 IEEE International Conference on Acoustics, Speech and Signal Processing. Part 2 (of 6)

Y2 - 19 April 1994 through 22 April 1994

ER -

A VLSI architecture for real-time hierarchical encoding/decoding of video using the wavelet transform

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this