@inproceedings{98f7e4a2b43e4d5396a17b8302048107,
title = "A 700uA, 405MHz fractional-N all digital frequency-locked loop for MICS band applications",
abstract = "An all-digital frequency-locked loop (ADFLL) based frequency synthesizer with a built-in FSK modulator for medical implants communication systems (MICS) band applications is presented. The ADFLL uses a high resolution single-bit digital ΣΔ frequency discriminator in the feedback path and a ΣΔ phase accumulator in the reference path, achieving fractional resolution. The ADFLL uses a digital IIR-based loop filter followed by a digital-intensive ΣΔ current-steering DAC and a first-order-hold filter. The ADFLL achieves 9.5Hz frequency resolution, spanning the ISM 400MHz-410MHz band. The worst-case near-integer spur of -55dBc and a phase noise of -83dBc/Hz at 300kHz offset is measured. The ADFLL is fabricated on a 0.18um CMOS process, occupying 0.14mm2 die area, with a quiescent current consumption of 700uA.",
keywords = "Digital PLLs, Type-I PLLs, ΣΔ DACs",
author = "S. Shashidharan and W. Khalil and S. Chakraborty and Sayfe Kiaei and T. Copani and Bertan Bakkaloglu",
year = "2010",
doi = "10.1109/RFIC.2010.5477249",
language = "English (US)",
isbn = "9781424462421",
series = "Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium",
pages = "409--412",
booktitle = "Proceedings of the 2010 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2010",
note = "2010 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2010 ; Conference date: 23-05-2010 Through 25-05-2010",
}