Skip to main navigation Skip to search Skip to main content

A 0.1pJ/b 5-to-10Gb/s charge-recycling stacked low-power I/O for on-chip signaling in 45nm CMOS SOI

  • Yong Liu
  • , Ping Hsuan Hsieh
  • , Seongwon Kim
  • , Jae Sun Seo
  • , Robert Montoye
  • , Leland Chang
  • , Jose Tierno
  • , Daniel Friedman

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

21   Link opens in a new tab Scopus citations

Fingerprint

Dive into the research topics of 'A 0.1pJ/b 5-to-10Gb/s charge-recycling stacked low-power I/O for on-chip signaling in 45nm CMOS SOI'. Together they form a unique fingerprint.
Sort by

Engineering

Keyphrases