Sort by
Keyphrases
Processing Element
100%
Coordinate Rotation Digital Computer (CORDIC)
45%
Adaptive Processor
45%
Intelligent Storage
36%
Multiply-accumulate
36%
Range Domain
27%
Loop Control
27%
Domain Adaptive
27%
High Dynamic Range
27%
Configuration Registers
18%
Systolic Array
18%
Spectral Analysis
18%
Domain-specific SoC (DSSoC)
18%
Spectrum Sensing
18%
Deterministic Control
9%
FIR Filter
9%
2D Correlation
9%
Processor Interconnect
9%
Element Grouping
9%
Element Configuration
9%
Functional Processing
9%
Variable Sampling Interval
9%
Input Buffer
9%
Data Flow Graph
9%
Instruction Decoding
9%
Divider
9%
QR Decomposition
9%
Fifo
9%
SoC Architecture
9%
Polyphase
9%
Matrix Rotation
9%
Numerical Dynamics
9%
Host Processor
9%
Rotation Matrix
9%
Kernel Map
9%
Output Buffer
9%
Radix-2 Algorithms
9%
Switching Events
9%
Narrowband Channel
9%
Twiddle Factor
9%
Nested Loops
9%
Baseband Processing
9%
Complex numbers
9%
Wideband
9%
On-chip Memory
9%
High Power Efficiency
9%
Data Movement
9%
Signal Process
9%
Output Port
9%
Event Detection
9%
DEMON
9%
Control Unit
9%
Scratchpad Memory
9%
DARPA
9%
16-bit
9%
Number of Cycles
9%
Crossbar
9%
Performance Requirements
9%
Latency
9%
Design Time
9%
Sensing Applications
9%
Events of Interest
9%
Data Storage
9%
On the Fly
9%
Control Flow
9%
Scratchpad
9%
32-bit
9%
Butterfly
9%
Massively Parallel Computation
9%
Targeting Performance
9%
Reconfigurable
9%
Flex
9%
Communication Signal
9%
Computer Science
System-on-Chip
100%
Processing Element
100%
Functional Unit
54%
Control Unit
18%
Data Streaming
18%
Systolic Arrays
18%
Datapath
18%
Rotation Matrix
9%
Baseband Processing
9%
Destination Register
9%
Nested Loop
9%
radix 2
9%
Switching Event
9%
Information Storage
9%
Parallel Processing
9%
Preliminary Design
9%
Scratchpad Memory
9%
Multitasking
9%
Finite Impulse Response Filter
9%
Divider
9%
Control Flow
9%
Sampling Rate
9%
Performance Requirement
9%
Event Detection
9%
Power Efficiency
9%